

## DRV8801A-Q1 DMOS Full-Bridge Motor Drivers

### 1 Features

- Qualified for Automotive Applications
- Low ON-Resistance (0.83  $\Omega$ ) Outputs
- Low-Power Sleep Mode
- 100% PWM Supported
- 6.5 to 36-V Operating Supply Voltage Range
- Thermally Enhanced Surface-Mount Package
- Configurable Overcurrent Limit
- **Protection Features**
  - $V_{BB}$  Undervoltage Lockout (UVLO)
  - Overcurrent Protection (OCP)
  - Short-to-Supply Protection
  - Short-to-Ground Protection
  - Overtemperature Warning (OTW)
  - Overtemperature shutdown (OTS)
  - Overcurrent and Overtemperature Fault Conditions Indicated On Pin (nFAULT)

### 2 Applications

- Automotive Body Systems
- Door Locks
- HVAC Actuators
- Piezo Alarm

### 3 Description

The DRV8801A-Q1 device provides a versatile motor-driver solution with a full H-bridge driver. The device can drive a brushed DC motor or one winding of a stepper motor, as well as other devices like solenoids. A simple PHASE and ENABLE interface allows easy interfacing to controller circuits.

The output stages use N-channel power MOSFETs configured as an H-bridge. The DRV8801A-Q1 device is capable of peak output currents up to  $\pm 2.8$  A and operating voltages up to 36 V. An internal charge pump generates required gate drive voltages.

A low-power sleep mode is provided which shuts down internal circuitry to achieve very low quiescent current draw. This sleep mode can be set using a dedicated nSLEEP pin.

Internal protection functions are provided undervoltage lockout, overcurrent protection, short-to-supply protection, short-to-ground protection, overtemperature warning, and overtemperature shutdown. Overcurrent (including short-to-ground and short-to-supply) and overtemperature fault conditions are indicated via an nFAULT pin.


The DRV8801A-Q1 device is packaged in a 16-pin WQFN package with PowerPAD™ (Eco-friendly: RoHS & no Sb/Br).

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8801A-Q1	WQFN (16)	4.00 mm x 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Application Diagram




## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.3 Feature Description.....	<b>9</b>
<b>2 Applications</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>12</b>
<b>3 Description</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>13</b>
<b>4 Revision History</b> .....	<b>2</b>	8.1 Application Information.....	<b>13</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.2 Typical Application .....	<b>13</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>9 Power Supply Recommendations</b> .....	<b>15</b>
6.1 Absolute Maximum Ratings .....	<b>4</b>	9.1 Bulk Capacitance .....	<b>15</b>
6.2 Handling Ratings.....	<b>4</b>	<b>10 Layout</b> .....	<b>16</b>
6.3 Recommended Operating Conditions.....	<b>4</b>	10.1 Layout Guidelines .....	<b>16</b>
6.4 Thermal Information .....	<b>5</b>	10.2 Layout Example .....	<b>16</b>
6.5 Dissipation Ratings .....	<b>5</b>	10.3 Power Dissipation .....	<b>16</b>
6.6 Electrical Characteristics.....	<b>6</b>	<b>11 Device and Documentation Support</b> .....	<b>17</b>
6.7 Typical Characteristics.....	<b>7</b>	11.1 Trademarks .....	<b>17</b>
<b>7 Detailed Description</b> .....	<b>8</b>	11.2 Electrostatic Discharge Caution.....	<b>17</b>
7.1 Overview .....	<b>8</b>	11.3 Glossary .....	<b>17</b>
7.2 Functional Block Diagram .....	<b>8</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>17</b>

## 4 Revision History

Changes from Original (June 2014) to Revision A	Page
• Added TYPE column to the <i>Pin Functions</i> table .....	<b>3</b>
• Updated the <i>Overcurrent Control Timing</i> image.....	<b>11</b>

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
CP1	10	—	Charge-pump capacitor 1
CP2	11	—	Charge-pump capacitor 2
ENABLE	4	I	Enables OUTA and OUTB drivers
GND	2	PWR	Ground
	12		
MODE 1	16	I	Mode logic input
MODE 2	5	I	Mode 2 logic input
nFAULT	15	OD	Fault open-drain output. A logic low indicates fault a condition
nSLEEP	3	I	Logic low puts the device in a low-power sleep mode
OUTA	6	O	DMOS full-bridge output positive. H-Bridge output A
OUTB	9	O	DMOS full-bridge output negative. H-Bridge output B
PHASE	1	I	Phase logic input for direction control
SENSE	7	IO	Sense power return
V <sub>BB</sub>	8	PWR	Driver supply voltage
VCP	13	—	Charge-pump reservoir capacitor pin
VPROPI	14	O	Winding current proportional voltage output
Thermal pad		—	Exposed pad for thermal dissipation; connect to GND pins.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Power supply voltage <sup>(2)</sup>	V <sub>BB</sub>	-0.3	40	V
Charge pump voltage	VCP, CP1, and CP2	-0.3	V <sub>BB</sub> + 7	V
Digital pin voltage	PHASE, ENABLE, MODE1, MODE2, nSLEEP, nFAULT	-0.3	7	V
V <sub>BB</sub> to OUTx voltage	OUTA and OUTB	-0.3	36	V
OUTx to GND voltage	OUTA and OUTB	-0.3	36	V
Sense pin voltage	SENSE	-0.5	0.5	V
H-bridge output current	OUTA, OUTB, and SENSE		2.8	A
VPROPI pin voltage	VPROPI	-0.3	3.6	V
Maximum junction temperature, T <sub>J</sub>			150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

### 6.2 Handling Ratings

		MIN	MAX	UNIT		
T <sub>stg</sub>	Storage temperature range	-40	125	°C		
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		V		
		Charged device model (CDM), per AEC Q100-011	Corner pins (1, 4, 5, 8, 9, 12, 13, and 16)		-750	750
			Other pins		-500	500

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V <sub>BB</sub>	Power supply voltage	6.5	36	V
V <sub>CC</sub>	Logic supply voltage	0	5.5	V
f <sub>(PWM)</sub>	Applied PWM signal (PHASE and ENABLE)	0	100	kHz
I <sub>O</sub>	H-bridge peak output current	0	2.8	A
T <sub>A</sub>	Ambient temperature	-40	125	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		RMJ 16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	36.8	°C/W
$R_{\theta Jctop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	43.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	14.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>	0.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter <sup>(6)</sup>	14.7	°C/W
$R_{\theta Jcbot}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	4.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\Psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter,  $\Psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## 6.5 Dissipation Ratings

PACKAGE	$R_{\theta JA}$	$T_A = 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$
RMJ	36.8	3 W	27 mW/C

## 6.6 Electrical Characteristics

 $T_A = 25^\circ\text{C}$ , over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>POWER SUPPLIES (<math>V_{BB}</math>)</b>							
$V_{BB}$	$V_{BB}$ operating supply voltage		6.5		36	V	
$I_{BB}$	$V_{BB}$ operating supply current	$f_{PWM} < 50\text{ kHz}$		6		mA	
		Charge pump on, Outputs disabled		3.2			
$I_{BB(O)}$	$V_{BB}$ sleep-mode supply current	$nSLEEP = 0$ , $T_J = 25^\circ\text{C}$			10	$\mu\text{A}$	
<b>CONTROL INPUTS (PHASE, ENABLE, MODE1, MODE2, nSLEEP)</b>							
$V_{IL}$	Input logic low voltage	PHASE, ENABLE, MODE1, MODE2			0.8	V	
$V_{IH}$	Input logic high voltage		2				
$I_{IL}$	Input logic low current	PHASE, ENABLE, MODE1, MODE2	$V_I = 0.8\text{ V}$	-20	$\leq -2$	20	$\mu\text{A}$
$I_{IH}$	Input logic high current		$V_I = 2\text{ V}$		< 1	20	
$I_{IL}$	Input logic low current	ENABLE	$V_I = 0.8\text{ V}$		16	40	$\mu\text{A}$
$I_{IH}$	Input logic high current		$V_I = 2\text{ V}$		40	100	
$V_{IL}$	Input logic low voltage	nSLEEP			0.8	V	
$V_{IH}$	Input logic high voltage		2.7				
$I_{IL}$	Input logic low current		$V_I = 0.8\text{ V}$		< 1	10	$\mu\text{A}$
$I_{IH}$	Input logic high current		$V_I = 2\text{ V}$		27	50	
<b>CONTROL OUTPUTS (nFAULT)</b>							
$V_{OL}$	Output logic low voltage	$I_O = 1\text{ mA}$			0.4	V	
<b>DMOS DRIVERS (OUTA, OUTB, SENSE, VPROPI)</b>							
$r_{DS(on)}$	Output ON resistance	Source driver, $I_O = -2.8\text{ A}$ , $T_J = 25^\circ\text{C}$ , $V_{BB} = 6.5\text{ to }36\text{ V}$		0.48		$\Omega$	
		Source driver, $I_O = -2.8\text{ A}$ , $T_J = 125^\circ\text{C}$ , $V_{BB} = 8\text{ to }36\text{ V}$		0.74	0.85		
		Source driver, $I_O = -2.8\text{ A}$ , $T_J = 25^\circ\text{C}$ , $V_{BB} = 6.5\text{ to }8\text{ V}$		0.74	0.9		
		Sink driver, $I_O = 2.8\text{ A}$ , $T_J = 125^\circ\text{C}$ , $V_{BB} = 6.5\text{ to }36\text{ V}$		0.35			
		Sink driver, $I_O = 2.8\text{ A}$ , $T_J = 125^\circ\text{C}$ , $V_{BB} = 8\text{ to }36\text{ V}$		0.52	0.7		
		Sink driver, $I_O = 2.8\text{ A}$ , $T_J = 125^\circ\text{C}$ , $V_{BB} = 6.5\text{ to }8\text{ V}$		0.52	0.75		
$V_{(TRIP)}$	SENSE trip voltage	$R_{(SENSE)}$ between SENSE and GND	450	500	550	mV	
$V_f$	Body diode forward voltage	Source diode, $I_f = -2.8\text{ A}$			1.4	V	
		Sink diode, $I_f = 2.8\text{ A}$			1.4		
$t_{pd}$	Propagation delay time	Input edge to source or sink ON		600		ns	
		Input edge to source or sink OFF		100			
$t_{COD}$	Crossover delay			500		ns	
$G_{D(a)}$	Differential amplifier gain	$V_{BB} = 8\text{ to }36\text{ V}$ ; SENSE = 0.1 to 0.4 V	4.8	5	5.2	V/V	
		$V_{BB} = 6.5\text{ to }8\text{ V}$ ; SENSE = 0.1 to 0.3 V	4.8		5.2	V/V	
<b>PROTECTION CIRCUITS</b>							
VUV	UVLO threshold	$V_{BB}$ increasing		5.5	6.4	V	
		$V_{BB}$ decreasing			5.7		
$I_{(OCP)}$	Overcurrent protection trip level	$V_{BB} = 8\text{ to }36\text{ V}$	3			A	
		$V_{BB} = 6.5\text{ to }8\text{ V}$	2.8			A	
$t_{(DEG)}$	Overcurrent deglitch time			3		$\mu\text{s}$	
$t_{(OCP)}$	Overcurrent retry time			1.2		ms	
$T_{(OTW)}$	Thermal warning temperature	Die temperature $T_J$		160		$^\circ\text{C}$	
$T_{hys(OTW)}$	Thermal warning hysteresis	Die temperature $T_J$		15		$^\circ\text{C}$	
$T_{(OTS)}$	Thermal shutdown temperature	Die temperature $T_J$		175		$^\circ\text{C}$	
$T_{hys(OTS)}$	Thermal shutdown hysteresis	Die temperature $T_J$		15		$^\circ\text{C}$	

### 6.7 Typical Characteristics




Figure 1.  $r_{DS(on)}$  Over Voltage




Figure 2. VPROPI Over Output Current




Figure 3. VCP Voltage vs  $V_{BB}$

## 7 Detailed Description

### 7.1 Overview


The DRV8801A-Q1 device is an integrated motor driver solutions for brushed-DC motors. The device integrates a DMOS H-bridge and current sense and protection circuitry. The device can be powered with a supply voltage between 6.5 V and 36 V, and is capable of providing an output current up to 2.8-A peak.

A simple PHASE and ENABLE interface allows control of the motor speed and direction.

A shunt amplifier output is provided for accurate current measurements by the system controller. The VPROPI pin outputs a voltage that is five-times the voltage seen at the SENSE pin.

A low-power sleep mode is included which allows the system to save power when not driving the motor.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Power Supervisor

The control input, nSLEEP, is used to minimize power consumption when the DRV8801A-Q1 device is not in use. The nSLEEP input disables much of the internal circuitry, including the internal voltage rails and charge pump. nSLEEP is asserted logic low. A logic high on this input pin results in normal operation. When switching from low to high, the user should allow a 1-ms delay before applying PWM signals. This time is needed for the charge pump to stabilize.

### 7.3.2 Bridge Control

The following table shows the logic for the DRV8801A-Q1:

nSLEEP	PHASE	ENABLE	MODE1	MODE2	OUTA	OUTB	OPERATION
0	X	X	X	X	Z	Z	Sleep mode
1	0	1	X	X	L	H	Reverse
1	1	1	X	X	H	L	Forward
1	0	0	0	X	H	L	Fast decay
1	1	0	0	X	L	H	Fast decay
1	X	0	1	0	L	L	Low-side Slow decay
1	X	0	1	1	H	H	High-side Slow decay

To prevent reversal of current during fast-decay synchronous rectification, outputs go to the high impedance state as the current approaches 0 A.

The path of current flow for each of the states in the above logic table is shown in [Figure 4](#).

#### 7.3.2.1 MODE 1

Input MODE 1 is used to toggle between fast-decay mode and slow-decay mode. A logic high puts the device in slow-decay mode.

#### 7.3.2.2 MODE 2


MODE 2 is used to select which set of drivers (high side versus low side) is used during the slow-decay recirculation. MODE 2 is meaningful only when MODE 1 is asserted high. A logic high on MODE 2 has current recirculation through the high-side drivers. A logic low has current recirculation through the low-side drivers.

### 7.3.3 Fast Decay with Synchronous Rectification

This decay mode is equivalent to a phase change where the FETs opposite of the driving FETs are switched on (2 in [Figure 4](#)). When in fast decay, the motor current is not allowed to go negative because this would cause a change in direction. Instead, as the current approaches zero, the drivers turn off. See the [Power Dissipation](#) section for an equation to calculate power.

### 7.3.4 Slow Decay with Synchronous Rectification (Brake Mode)

In slow-decay mode, both low-side and high-side drivers turn on, allowing the current to circulate through the low-side and high-side body diodes of the H-bridge and the load (3 and 4 in [Figure 4](#)). See the [Power Dissipation](#) section for equations to calculate power for both high-side and low-side slow decay.


**Figure 4. H-Bridge Operation Modes**

### 7.3.5 Charge Pump

The charge pump is used to generate a supply above  $V_{BB}$  to drive the source-side DMOS gates. A 0.1- $\mu\text{F}$  ceramic monolithic capacitor should be connected between CP1 and CP2 for pumping purposes. A 0.1- $\mu\text{F}$  ceramic monolithic capacitor should be connected between VCP and  $V_{BB}$  to act as a reservoir to run the high-side DMOS devices.

### 7.3.6 SENSE

A low-value resistor can be placed between the SENSE pin and ground for current-sensing purposes. To minimize ground-trace IR drops in sensing the output current level, the current-sensing resistor should have an independent ground return to the star ground point. This trace should be as short as possible. For low-value sense resistors, the IR drops in the PCB can be significant, and should be taken into account.

To set a manual overcurrent trip threshold, place a resistor between the SENSE pin and GND. When the SENSE pin rises above 500 mV, the H-bridge output is disabled (hi-Z). The device automatically retries with a period of  $t_{(OCP)}$ .

The overcurrent trip threshold can be calculated using [Equation 1](#).

$$I_{(trip)} = 500 \text{ mV}/R \quad (1)$$

The overcurrent trip level selected cannot be greater than  $I_{(OCP)}$ .




Figure 5. Overcurrent Control Timing

### 7.3.7 VPROPI

The VPROPI output is equal to approximately five times the voltage present on the SENSE pin. VPROPI is meaningful only if there is a resistor connected to the SENSE pin. If the SENSE pin is connected to ground, VPROPI measures 0 V. Also note that during slow decay (brake), VPROPI measures 0 V. VPROPI can output a maximum of 2.5 V, because at 500 mV on SENSE, the H-bridge is disabled.

### 7.3.8 Protection Circuits

The DRV8801A-Q1 device is fully protected against  $V_{BB}$  undervoltage, overcurrent, and overtemperature events.

#### 7.3.8.1 $V_{BB}$ Undervoltage Lockout (UVLO)

If at any time the voltage on the  $V_{BB}$  pin falls below the undervoltage lockout threshold voltage, all FETs in the H-bridge are disabled and the charge pump is disabled. The nFAULT pin does not report the UVLO fault condition and remains hi-Z. Operation resumes when  $V_{BB}$  rises above the UVLO threshold.

#### 7.3.8.2 Overcurrent Protection (OCP)

The current flowing through the high-side and low-side drivers is monitored to ensure that the motor lead is not shorted to supply or ground. If a short is detected, all FETs in the H-bridge are disabled, nFAULT is driven low, and a  $t_{(OCP)}$  fault timer is started. After this period,  $t_{(OCP)}$ , the device is then allowed to follow the input commands and another turn-on is attempted (nFAULT releases during this attempt). If there is still a fault condition, the cycle repeats. If the short condition is not present after  $t_{(OCP)}$  expires, normal operation resumes and nFAULT is released.

#### 7.3.8.3 Overtemperature Warning (OTW)

If the die temperature increases past the thermal warning threshold the nFAULT pin is driven low. When the die temperature has fallen below the hysteresis level, the nFAULT pin is released. If the die temperature continues to increase, the device enters overtemperature shutdown as described in the [Overtemperature Shutdown \(OTS\)](#) section.

### 7.3.8.4 Overtemperature Shutdown (OTS)

If the die temperature exceeds the thermal shutdown temperature, all FETs in the H-bridge are disabled and the charge pump shuts down. The nFAULT pin remains pulled low during this fault condition. When the die temperature falls below the hysteresis threshold, operation automatically resumes.

FAULT	ERROR REPORT	H-BRIDGE	CHARGE PUMP	RECOVERY
V <sub>BB</sub> undervoltage (UVLO)	No error report – nFAULT is hi-Z	Disabled	Shut Down	V <sub>BB</sub> > VUVLO RISING
Overcurrent (OCP)	nFAULT pulled low	Disabled	Operating	Retry time, t <sub>(OCP)</sub>
Overtemperature Warning (OTW)	nFAULT pulled low	Enabled	Operating	T <sub>J</sub> < T <sub>(OTW)</sub> – T <sub>hys(OTW)</sub>
Overtemperature Shutdown (OTS)	nFAULT remains pulled low (set during OTW)	Disabled	Shut Down	T <sub>J</sub> < T <sub>(OTS)</sub> – T <sub>hys(OTS)</sub>

## 7.4 Device Functional Modes

The DRV8801A-Q1 device is active unless the nSLEEP pin is brought logic low. In sleep mode the charge pump is disabled and the H-bridge FETs are disabled hi-Z. The DRV8801A-Q1 device is brought out of sleep mode automatically if nSLEEP is brought logic high.

## 8 Application and Implementation

### 8.1 Application Information

The DRV8801A-Q1 device is used in medium voltage brushed-DC motor control applications.

### 8.2 Typical Application




Figure 6. Typical Application Diagram

## Typical Application (continued)

### 8.2.1 Design Requirements

The example supply voltage for this design is  $V_{BB} = 18\text{ V}$ .

### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Drive Current

This current path is through the high-side sourcing DMOS driver, motor winding, and low-side sinking DMOS driver. Power dissipation  $I^2R$  losses in one source and one sink DMOS driver, as shown in Equation 2.


$$P_D = I^2(r_{DS(on)Source} + r_{DS(on)Sink}) \tag{2}$$

#### 8.2.2.2 Slow-Decay SR (Brake Mode)

In slow-decay mode, both low-side sinking drivers turn on, allowing the current to circulate through the low side of the H-bridge (two sink drivers) and the load. Power dissipation  $I^2R$  losses in the two sink DMOS drivers as shown in Equation 3

$$P_D = I^2(2 \times r_{DS(on)Sink}) \tag{3}$$

### 8.2.3 Application Curves



## 9 Power Supply Recommendations

The DRV8801A-Q1 device is designed to operate from an input-voltage supply ( $V_{BB}$ ) range between 6.5 V and 36 V. One 0.1- $\mu$ F ceramic capacitor rated for  $V_{BB}$  must be placed as close as possible to the  $V_{BB}$  pin. In addition to the local decoupling caps, additional bulk capacitance is required and must be sized accordingly to the application requirements.

### 9.1 Bulk Capacitance

Bulk capacitance sizing is an important factor in motor drive system design. This sizing is dependent on a variety of factors including:

- Type of power supply
- Acceptable supply voltage ripple
- Parasitic inductance in the power supply wiring
- Type of motor (brushed DC, brushless DC, stepper)
- Motor startup current
- Motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. Size the bulk capacitance to meet acceptable voltage ripple levels.

The data sheet generally provides a recommended value but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 9. Bulk Capacitance


## 10 Layout

### 10.1 Layout Guidelines

The printed circuit board (PCB) should use a heavy ground plane. For optimum electrical and thermal performance, the DRV8801A-Q1 device must be soldered directly onto the board. On the bottom side of the DRV8801A-Q1 device is a thermal pad, which provides a path for enhanced thermal dissipation. The thermal pad should be soldered directly to an exposed surface on the PCB. Thermal vias are used to transfer heat to other layers of the PCB. For more information on this technique, see the application report, *PowerPAD™ Thermally Enhanced Package*, [SLMA002](#).

The load supply pin,  $V_{BB}$ , should be decoupled with an electrolytic capacitor (typically 100  $\mu\text{F}$ ) in parallel with a ceramic capacitor placed as close as possible to the device. In order to minimize lead inductance, the ceramic capacitors between the VCP and  $V_{BB}$  pins, connected to the REG pin, and the capacitors between the CP1 and CP2 pins should be as close to the pins of the device as possible.

### 10.2 Layout Example



**Figure 10. DRV8801A-Q1 Layout**

### 10.3 Power Dissipation

First-order approximation of power dissipation in the DRV8801A-Q1 device can be calculated by examining the power dissipation in the full-bridge during each of the operation modes. The DRV8801A-Q1 device uses synchronous rectification. During the decay cycle, the body diode is shorted by the low- $r_{DS(on)}$  driver, which in turn reduces power dissipation in the full-bridge. In order to prevent shoot through (high-side and low-side drivers on the same side are ON at the same time), the DRV8801A-Q1 device implements a 500-ns typical crossover delay time. During this period, the body diode in the decay current path conducts the current until the DMOS driver turns on. High-current and high-ambient-temperature applications should take this into consideration. In addition, motor parameters and switching losses can add power dissipation that could affect critical applications.

## 11 Device and Documentation Support

### 11.1 Trademarks

PowerPAD is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8801AQRMJRQ1	ACTIVE	WQFN	RMJ	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8801 ARMJQ1	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8801AQRMJRQ1	WQFN	RMJ	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8801AQRMJRQ1	WQFN	RMJ	16	3000	367.0	367.0	35.0

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)